

```
APPENDIX A: Address Bus Arbitration Algorithm
       function [0:4] CalcBG:
              input [0:4] BR;
              input [0:4] oldEG;
              input
                           ParkMode;
              input [0:2] ParkVal;
             if (&BR) begin
                    if (!ParkMode) CalcBG = OldBG;
                    else case (ParkVal)
                                                       // synopsys full_case parallel_case
                           2'b000: CalcBG =
                                              5'b01111;
                                                             // VIDEO
                           2'b001: CalcBG # 5'b10111;
2'b010: CalcBG # 5'b11011;
                                                             // EXPANSION!
                                                             // EXPANSION Z
                           2'b011: CalcBG /= 5'b11101;
                                                             // CPU0
                           2'b100: CalcEG/= 5'b11110;
                                                              // CPUI
                    endcase
             end else casex (BR)
                                                       // symopays full_case parallel_case
                5'b0xxx: Calc3G = 5'b01111;
5'b10xxx: Calc3G = 5'b10111;
5'b110xx: Calc3G = 5'b11011;
5'b1110x: Calc3G = 5'b1101;
5'b11110: Calc3G = 5'b1110;
                                                             // NIDED
                                                                 EXPONSION !
                                                             11 EXPANSION 2
                                                             // CPTO
                                                             // CPUl
             endcase
     endfunction
APPENDIX B: Data Bus Arbitration Algorithm
     (a pseudo-code summary is more appropriate here)
            ·if at least one master queue is non-empty
                   •select the highest priority non-empty master queue,
                    based upon the following priority encoding:
                          0 :
                                Video
                                                     (Highest)
                         1:
                                Expansion !
                         1:
                                EXPANSION 2
                         2:
                                CTUO
                                cbu 1
                         3:
                                                     (Lowest)
                  ·upon examining the selected master queue to see which
                   slave is selected in the front entry, look at the front
                   entry of the associated slave queue to see if it
                  points back to the selected master. If it does,
                   a master/slave match occurs.
                  ·if a master/slave match has occurred, grant the data bus
                  to the selected master (via DEG) and slave (via SSD).
                  Otherwise, remain idle.
           •otherwise remain/idle
```

Appendix C: Retry generation

The first term, L2Retry, will kill a transaction that the cache cares about if that master already has an outstanding transaction to an expansion bridge. CPU writes to memory are an exception to this rule, since we'll use DBWQ.

The second term, TransFullRetry, kills an access when we already have the maximum number of outstanding transactions (3).

The third term, ExRdRetry, is an/OR of a vector showing an AAck of a master that has an outstanding expansion bridge read. This transaction must be to a non-bridge slave, and only writes to memory are excepted.

The fourth term, ExCrossRdRetry, will kill an expansion bridge's master read of the other expansion bridge if the expansion bridge master already has a slave read outstanding to it. Or if the expansion bridge slave already has an outstanding read.

The fifth term, ExWrRetry, will kill a CPU write to an expansion bridge that has an outstanding slave read. This is so that any snoop push writes won't get backed up behind the write the the expansion bridge (which, in turn, could be blocked by a read on PCI, etc...)

The last term incorporates all of the retry components into DoARtry_. ARtry is DoARtry delayed by one register delay.

The following Table maps the deadlock rules identified in the DETAILED DESCRIP-TION to the deadlock cases below:

Deadlock Rule (Description) Verilog Deadlock case

Al ExRdRetry

A2 L2Retry

A3 ExWrRetry

B4 ExRdRetry

```
Deadlock Rule (Description)
                              Verilog Deafllock case
             B7
                             ExCrossRdRetry (1,4)
             B8
                             ExCrossRfiRetry (2,3)
Code
assign #'AD L2Retry
                           = (!sackIn_[0] || !sackIn_[1]) && L2Cares &&
                             ! (CpuMemWr && !DisableDBWO &&! SnoopQFull) &&
                             (~MasNum & ValidToEx);
assign #'AD TransFullRetry = TransFull && DatSack &&! DataDone;
assign #'AD ExRdRetry
                           = (!aack/In_ || !aackOut_) &&
                             ! (CpuMemWr && !DisableDBWO && !SnoopQFull) &&
                                (ASackIn_[4] &&! (~MasNum & ValidEx1Rd))
                               || (qSackIn_[5] && | (~MasNum & ValidEx2Rd)) );
assign #'AD ExCrossRdRetry
                             (Ex1HasSlvRd && !MasNum[1] && !qSackIn_[5]) // B1 -> B2 (1)
                            (Ek1HasSlvRd && !MasNum[2] && !qSackIn_[4]) // B2 -> B1 (2)
                            (Ex2Has5lvRd && !MasNum[1] && !qSackIn_[5]) // B1 -> B2 (3)
                            ( Ex2Has$lvRd && !MasNum[2] && !qSackIn_[4]) // B2 -> B1 (4)
                       );
assign #'AD ExWrRetry = !oldT1/1/ && (!MasNum[3] || !MasNum[4]) &&
                             (Ex1HasSlvRd && !qSackIn_[4])
                              Ex2HasSlvRd && !qSackIn [5])
                      );
assign #'AD DoArtry_
                                (oldTT3 &&
                                            L2Retry
                                          || TransFullRetry
                                          || ExRdRetry
                                          II ExCrossRdRetry
                                          || ExWrRetry
                               );
```

```
APPENDIX D
   arbmux
                   Tue Jan 7 13:48:47 1997
   output
            [0:4]
                     SlvMatch0, SlvMatch1, SlvMatch2;
   output
            [0:4]
                     SlvRdReady0, SlvRdReady1, SlvRdReady2;
   input
            [0:4]
                     DoutsQ0_0, DoutsQ0_1, DoutsQ0_2
                     DOUTSQ1_0, DOUTSQ1_1, DOUTSQ1_
                     DoutSQ2_0, DoutSQ2_1, DoutSQ2_2.
                     DoutsQ3_0, DoutsQ3_1, DoutsQ3_2,
                     DoutsQ4_0, DoutsQ4_1, DoutsQ4/2,
                     DOutSQ5_0, DoutSQ5_1, DoutSQ$_2,
                     DoutsQ6_0, DoutsQ6_1, DoutsQ6_2;
  input
            [0:2]
                     SQValid0, SQValid1, SQValid2, SQValid3,
                     SQValid4, SQValid5, SQValid6;
  input
            [0:6]
                     rdda0In_, rdda1In_, rdda2In
  input
                     DOUTMQ0, DOUTMQ1, DOUTMQ2, DOUTMQ3, DOUTMQ4;
            [0:6]
  input
            [0:6]
                     AddrHit01, AddrHit02, AddrHit12;
                     SlvMatch0, SlvMatch1, SlvMatch2;
  reg
            [0:4]
                     SlvRdReady0, SlvRdReady1, SlvRdReady2;
  reg
            [0:4]
                                       DoutSQ1_0[0], DoutSQ1_0[0], DoutSQ2_0[0], DoutSQ3_0[0], DoutSQ4_0[0], DoutSQ5_0[0], DoutSQ6_0[0]);
  wire [0:6] FromNode0_0_ = {
                                       DoutsQ0_[0[1],DoutsQ1_0[1],DoutsQ2_0[1],DoutsQ3_0[1],
  wire [0:6] FromNodel_0_ = {
                                       DoutSQ4 10[1], DoutSQ5_0[1], DoutSQ6_0[1]);
                                       DOUTSQ0[0[2], DOUTSQ1_0[2], DOUTSQ2_0[2], DOUTSQ3_0[2],
 wire [0:6] FromNode2_0_ = {
                                       DOUTSQ4 0[2], DOUTSQ5_0[2], DOUTSQ6_0[2]);
                                       DoutsQ0_0[3],DoutsQ1_0[3],DoutsQ2_0[3],DoutsQ3_0[3],
 wire [0:6] FromNode3_0_ = {
                                       DoutsQ4_0[3], DoutsQ5_0[3], DoutsQ6_0[3]);
                                       DOUTSQ0 0 [4], DOUTSQ1 0 [4], DOUTSQ2 0 [4], DOUTSQ3 0 [4],
 wire [0:6] FromNode4_0_ = {
                                       DoutsQ4_0[4], DoutsQ5_0[4], DoutsQ6_0[4]};
 wire [0:6] FromNode0_1_ = {
                                       Douts00_0[0], Douts01_0[0], Douts02_0[0], Douts03_0[0],
                                       DoyesQ4_0[0], DoutSQ5_0[0], DoutSQ6_0[0]);
 wire [0:6] FromNodel_1_ = {
                                       DoutsQ1_0[1], DoutsQ1_0[1], DoutsQ2_0[1], DoutsQ3_0[1],
                                       pours24 0[1]. Dours05_0[1], Dours06_0[1]);
 wire [0:6] FromNode2_1_ = {
                                       Douts00_0[2],Douts01_0[2],Douts02_0[2],Douts03_0[2],
                                      DoutsQ4 No [2], DoutsQ5_0[2], DoutsQ6_0[2]);
DoutsQ0 No [3], DoutsQ1_0[3], DoutsQ2_0[3], DoutsQ3_0[3],
DoutsQ4 No [3], DoutsQ5_0[3], DoutsQ6_0[3]);
DoutsQ0 No [4], DoutsQ1_0[4], DoutsQ2_0[4], DoutsQ3_0[4],
 wira [0:6] FromNode3_1_ = {
wire [0:6] FromNode4_1_ = {
                                       DoutsQ4[0[4], DoutsQ5_0[4], DoutsQ6_0[4]);
 wire [0:6] FromNode0_2_ = {
                                      DoursQ4_0[0], DoursQ1_0[0], DoursQ2_0[0], DoursQ3_0[0],
                                      DoutsQ4_0[0], DoutsQ5_0[0], DoutsQ6_0[0]);
 wire [0:5] FromNode1_2_ = {
                                      Douts@0_0[1].DoutsQ1_0[1].DoutsQ2_0[1].DoutsQ3_0[1].
                                      Douts04_0[1], Douts05_0[1], Douts06_0[1]);
 wire [0:5] FromNode2_2_ = {
                                      /podp$Q0_0[2], DoutsQ1_0[2], DoutsQ2_0[2], DoutsQ3_0[2],
                                      DOUTSQ4_0[2], DOUTSQ5_0[2], DOUTSQ6_0[2]);
 wire [0:6] FromNode3_2_ = {
                                      DoutsQ0_0[3], DoutsQ1_0[3], DoutsQ2_0[3], DoutsQ3_0[3],
                                      DoutsQ4_0[3], DoutsQ5_0[3], DoutsQ6_0[3]);
wire [0:6] FromNode4_2_ = {
                                      Douts04_0[4], Douts01_0[4], Douts02_0[4], Douts03_0[4], Douts04_0[4], Douts05_0[4], Douts06_0[4]);
 wire
          [0:6]
                   SlvValid0 = {
                                      Sqvalid0[0], Sqvalid1[0], Sqvalid2[0], Sqvalid3[0],
                                      SqValid4[0], SqValid5[0], SqValid6[0]);
wize
                   SlvValid1' = {
          [0:6]
                                      sqvalid0[1], sqvalid1[1], sqvalid2[1], sqvalid3[1],
                                      SQValid4[1], SQValid5[1], SQValid6[1]);
wire
          [0:6]
                   SlvValid2 = {
                                      Sovalid0[2], Sovalid1[2], Sovalid2[2], Sovalid3[2],
                                      SQValid4[2], SQValid5[2], SQValid6[2]);
                   ValidFrom0_0_, ValidFrom1_0_, ValidFrom2_0_, ValidFrom3_0_, ValidFrom4_0_;
ValidFrom0_1_, ValidFrom1_1_, ValidFrom2_1_, ValidFrom3_1_, ValidFrom4_1_;
wire
          [0:6]
Wire
          [0:6]
```

```
Tue Jan 7 13:48:47 1997
                                                          2
 arhoux
           [0:6] ValidFrom0_2_, ValidFrom1_2_, ValidFrom2_2_, ValidFrom3_2_, ValidFrom4_2_;
 wire
                                                           slvvalido;
                     ValidFrom0_0_ = FromNode0_0_
 assign #1
 assign #1
                     ValidFrom1_0_ = FromNode1_0_
                                                           Slvvalido;
 assign #1
                     ValidFrom2_0_ = FromNode2_0_
                                                           SlvValid0;
                     ValidFrom3_0_ = FromNode3_0_
                                                           slvválido;
 assign #1
                     ValidFrom4_0_ = FromNode4_0_ | SlvValid0;
 assign #1
                    ValidFrom0_1_ = FromNode0_1_
                                                           SlyValid1;
 assign #1
                                                           Sl∳Valid1;
 assign #1
                     ValidFrom1_1_ = FromNode1_1_
                    ValidFrom2_1_ = FromNode2_1_
                                                           SlWalid1:
 assign #1
                                                           Sivvalid1;
 assign #1
                     ValidFrom3_1_ = FromNode3_1_
 assign #1
                    ValidFrom4_1_ = FromNode4_1_
                                                           SAvValid1:
assign #1
                    ValidFrom0_2_ = FromNode0_2_
                                                           $1vValid2;
 assign #1
                    ValidFrom1_2_ = FromNode1_2_
                                                           SlvValid2;
 assign #1
                    ValidFrom2_2_ = FromNode2_2_
                                                          /SlvValid2;
assign #1
                    ValidFrom3_2_ = FromNode3_2_
                                                           SlvValid2;
 assign #1
                    ValidFrom4_2_ = FromNode4_2_
                                                          SlvValid2;
always @(DOutMQ0 or ValidFrom0_0_ or ValidFrom0_1_ or ValidFrom0_2_ or rdda0In_ or rdda2In_ or AddrHit01 or AddrHit02 or AddrHit12 ) begin casex (DOutMQ0[0:6]) // synopsys full_case parallel_case
             7'b0xxxxxx: begin
                    S1vMatch0[0] <= #1 -validFrom0_0_[0];

S1vMatch1[0] <= #1 -validFrom0_1_[0] && !AddrHit01[0];

S1vMatch2[0] <= #1 -validFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];

S1vRdReady0[0] <= #1 -rdda0Th_[0];

S1vRdReady1[0] <= #1 -rdda1Th_[0];

S1vRdReady2[0] <= #1 -rdda2Th_[0];
             end
             7'bl0xxxxx: begin
                                       <= #1 -Val/dFrom0_0_[1];
                   SlvMatch0[0]
                                       <= #1 -ValidFrom0_1_[1] && !AddrHit01[1];
                    SlvMatchl[0]
                                       <= #1 =ValidFrom0_2_[1] && !AddrHit02[1] && !AddrHit12[1];
                    SlvMatch2[0]
                    SlvRdReady0[0] <= #1 -rdda0In_[1];
                    51vRdReady1[0] <= #1 -rada1In_[1];</pre>
                    SlvRdReady2[0] <= #1 -rdda2In_[1];
             end
             7'bl10xxx: begin
                    SlvMatch0[0]
                                       <= #1 -ValidFrom0_0_[2];
                    SlvMatchl[0] <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];

SlvMatch2[0] <= #1 -ValidFrom0_2_[2] && !AddrHit02[2] && !AddrHit12[2];

SlvRdReady0[0] <= #1 -rdda0In_[2];

SlvRdReady1[0] <= #1 -rdda1In_[2]:
                    SlvRdReady1[0] <= #1 +rddalIn_(2);
SlvRdReady2[0] <= #1 +rdda2In_(2);</pre>
             end
                                           7'b1110xxx: begin
                                      <= #1 | walidFrom0_0_[3];
                    SlvMatch0[0]
                                      <= #1 | validFrom0-1 [3] && !AddrHit01[3];
                    SlvMatch1[0]
                    SlvMatch2[0]
                                      <= #1 |-ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];</pre>
                    SlvRdReady0[0] <= #1 |-rdda0In_[3];</pre>
                    SlvRdReady1'[0] <= #1 |-rdda1In_[3];</pre>
                    SlvRdReady2[0] <= #1 |-rdda2In_[3];
             end
             7'b11110xx: begin
                                       <= #1 -ValidFrom0_0_[4];
                    SlvMatch0[0]
```

```
Tue Jan 7 13:48:47 1997
 arbaux
                 SlvRdReady1(0) <= #1 -rddalIn_[4];
                 SlvRdReady2[0] <= #1 -rdda2In_[4]:
           end
           7'b111110x: begin
                 SlvMatch0[0]
                                <= #1 -Va/lidFrom0_0_[5];
                 SlvMatch1[0]
                                <= #1 -ValidFrom0_1_[5] && !AddrHit01[5];
                 SlvMatch2[0]
                                <= #1 -V#lidFrom0_2_[5] && !AddrHit02[5] && !AddrHit12[5];
                 SlvRdReady0[0] <= #1 -rdda0In_[5];
                 SlvRdReady1[0] <= #1 -rdda1In_[5];
                 SlvRdReady2[0] <= #1 -#dda2In_[5];
           end
           7'b1111110: begin
                 SlvMatch0[0]
                                <= #1 -|ValidFrom0_0_[6];
                 SlvMatch1[0]
                                <= #1 |ValidFrom0_1_[6] && |AddrHit01[6];
                 SlvMatch2[0]
                                SlvRdReady0[0] <= #1 /rdda0In_[6];</pre>
                 SlvRdReadyl[0] <= #1 /~rddalIn_[6];
                 SlvRdReady2[0] <= #1/~rdda2In_[6];
           end
          7'b1111111: begin
                 SlvMatch0[0]
                                <= #1 1'b0:
                 SlvMatch1[0]
                                <= #1 1'b0:
                 SlvMatch2[0]
                                <= #1 1'b0;
                 SlvRdReady0[0] <= #1 1'b0;
                 SlvRdReady1[0] <= #1 1'b0:
                 SlvRdReady2[0] <= #L 1'b0;
          end
        endcase
end
always @(DOutMQ1 or ValidFrom0_0_ pr ValidFrom0_1_ or ValidFrom0_2_ or
         rdda0In_ or rdda1In_ or rdda2In_) begin .
        casex (DoutMQ1[0:6])
                                // synopsys full_case parallel_case
          7'b0xxxxx: begin
                SlvMatch0[1]
                                <= |#1 -ValidFrom0_0_[0];
                SlvMatch1[1]
                                <= |#1 -ValidFrom0_1_[0] && !AddrHit01[0];
                SlvMatch2[1]
                                <= |#1 -ValidFrcm0_2_[0] && !AddrHit02[0] && !AddrHit12[0];
                SlvRdReady0[1] <= |#1 -rdda0In_[0];
                SlvRdReady1[1] <= |#1 -rdda1In_[0];
                SlvRdReady2[1] <= |#1 ~rdda2In_[0];</pre>
          end
          7'bl0xxxx: begin
                SlvMatch0[1]
                                   #1 -ValidFrom0_0'[1];
                                <=
                               <= | + -ValidFrom0_1_[1] && |AddrHit01[1];
<= | #1 -ValidFrom0_2_[1] && |AddrHit02[1] && |AddrHit12[1];
                SlvMatch1[1]
                SlvMatch2[1]
                               <= | #1 \~rdda0In_{1];
                SlvRdReady0(1)
                SlvRdReady1[1] <= #1
                                      \rddallx([1];
                SlvRdReady2[1]
                                      -rdda2In_[1];
                               <= 批
          end
                                    See See See
         7'b110xxxx: begin
                                     validFrom0_0_[2];
                SlvMatch0[1]
                SlvMatch1[1]
                               <= | #I - validRccm0_1_[2] && !AddrHit01[2];
                SlvMatch2[1]
                               <= #1 -ValidFrcm0_2_[2] && |AddrHit02[2] && |AddrHit12[2];
                SlvRdReady0[1] <= | #1 -rdda0In_[2];
                SlvRdReady1[1] <= #1 -rdda1In_[2];</pre>
                SlvRdReady2[1] <= #1 -rdda2In_[2];
         end
         7'b1110xxx: begin
                               <= #1 -ValidFrom0_0_[3];
                SlvMatch0[1]
               SlvMatch1[1]
                               <= #1 -ValidFrom0_1_[3] && !AddrHit01[3];
               SlvMatch2[1]
                               <= | #1 -ValidFrom0_2_[3] && |AddrHit02[3] && |AddrHit12[3];
               SlvRdReady0[1] <= \#1 ~rdda0In_[3];</pre>
```

```
Tue Jan 7 13:48:47 1997
                    SlvRdReadyl[1] <= #1 -rddalIn_[3];</pre>
                    SlvRdReady2[1] <= #1 -rdda2In_[3];</pre>
             end
             7'bllllloxx: begin
                                    <= #1 -ValidFrom0_0_[4];
                   SlvMatch0[1]
                                    <= #1 -ValidFrom0_1_/[4] && |AddrHit01[4];
                    SlvMatch1[1]
                                    <= #1 -ValidFrom0_2][4] && !AddrHit02[4] && !AddrHit12[4];
                    SlvMatch2[1]
                   SlvRdReady0[1] <= #1 -rdda0In_[4];</pre>
                   SlvRdReady1[1] <= #1 ~rddalIn_[4];</pre>
                   SlvRdReady2[1] <= #1 -rdda2In_[4];
             end
            7'bl111110x: begin
                                    <= #1 -ValidFrom0 0_[5];
<= #1 -ValidFrom0 1_[5] && !AddrHit01[5];
<= #1 -ValidFrom0 2_[5] && !AddrHit02[5] && !AddrHit12[5];</pre>
                   SlvMatch0[1]
                   SlvMatch1[1]
                   SlvMatch2[1]
                   SlvRdReady0[1] <= #1 -rdda0In [5];
                   SlvRdReady1[1] <= #1 ~rdda1In_[$];
                   SlvRdReady2[1] <= #1 ~rdda2In_[5];
            end
            7'b1111110: begin
                   SlvMatch0[1]
                                    <= #1 -ValidFrqm0_0_[6];
                   SlvMatch1[1]
                                   <= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
                                   <= #1 -ValidFr/m0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
                   SlvMatch2[1]
                   SlvRdReady0[1] <= #1 -rdda0In_[6];
                   SlvRdReady1[1] <= #1 -rdda1In [6];
                   SlvRdReady2[1] <= #1 -rdda2Ih_[6];
            end
            7'blllllll: begin
                                    <= #1 1'b0;
                   SlvMatch0[1]
                                   <= #1 1'b0;
                   SlvMatch1[1]
                                   <= #1 1/bq;
                   SlvMatch2[1]
                   SlvRdReady0[1] <= #1 1/b0}
                   SlvRdReady1[1] <= #1/1/b0:
                   SlvRdReady2[1] <= #1/1'b0|
            end
         endcase
end
always @(DOULMQ2 or ValidFrom0_0_ or ValidFrom0_1_ or ValidFrom0_2_ or rdda0In_ or rdda1In_ or rdda2In_/ begin
         casex (DoutMQ2[0:6])
                                    // synopsys full_case parallel_case
           7'b0xxxxx: begin
                                  <= #1 -ValidFrom0_0_[0];
                  SlvMatch0[2]
                                   <= #1 -ValidFrom0_1_[0] &a !AddrHit01[0];
                  SlvMatch1[2]
                                   <= #1 - ValidFrom0_2_[0] && !AddrHit02[0] && !AddrHit12[0];
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 - | dda0In_[0];
                  SlvRdReady1[2] <= #1 -rddalIn_[0];
SlvRdReady2[2] <= #1 -rdda2In_[0];</pre>
                                        AP.
           7'bl0xxxx: begin
                                   <= #1 WalidFrom0_0_[1];
                  SlvMatch0[2]
                  SlvMatch1[2]
                                 <= #1- | Walid? com0 1 [1] && | AddrHit01[1];
                                   <= #1: -ValidFrom0_2_[1] && !Add=Hit02[1] && !Add=Hit12[1];
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 /rdda0In_[1];</pre>
                  SlvRdReady1[2] <= #1 -rddalIn [1];
SlvRdReady2[2] <= #1 -rdda2In [1];
           end
           7'b110xxx: begin
                  SlvMatch0[2]
                                   <= #1 |-ValidFrom0_0_[2];
                                  <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
<= #1 -ValidFrom0_2_[2] && !AddrHit02[2] && !AddrHit12[2];
                  SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 | rdda0In_[2];
```

arbaus.

```
SlvRdReady1[2] <= #1 -rdda1In_[2];</pre>
                   SlvRdReady2[2] <= #1 -rdda2In [2];
            end
            7'b1110xx: begin
                   SlvMatch0[2]
                                   <= #1 -ValidFrom0_0_[3];
                                   <= #1 -ValidFrom0_1_[3/j && !AddrHit01[3];
                   SlvMatch1[2]
                                   <= #1 -ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];
                   SlvMatch2[2]
                   SlvRdReady0[2] <= #1 -rdda0In_[3];</pre>
                   SlvRdReady1[2] <= #1 -rdda1In_[3];</pre>
                   SlvRdReady2[2] <= #1 -rdda2In_[3];</pre>
            end
            7'b11110xx: begin
                                  <= #1 -ValidFrom0_0_[4];
<= #1 -ValidFrom0_1_[4] && !AddrHit01[4];
<= #1 -ValidFrom0_2_[4] && !AddrHit02[4] && !AddrHit12[4];
                   SlvMatch0[2]
                   SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] \ll #1 -rdda0In_[4];
                  SlvRdReady1[2] <= #1 -rddalIn_[4];</pre>
                  SlvRdReady2[2] <= #1 -rdda2In_[/4];
            7'b1111110x: begin .
                                   <= #1 -ValidFrom0_0_[5];
                  SlvMatch0[2]
                                   <= #1 -ValidFr/m0_1_[5] && !Add=Hit01[5];
                  SlvMatch1[2]
                  SlvMatch2[2]
                                   <= #1 -ValidF\(\psi\)om0_2_[5] && !Add\(\psi\)Hit02[5] && !Add\(\psi\)Hit12[5];
                  SlvRdReady0[2] <= #1 ~rdda0Ih_[5];
                  SlvRdReady1[2] <= #1 ~rdda1#n_[5];
                  SlvRdReady2[2] <= #1 -rdda2fn_[5];
           end
           7'b1111110: begin
                                   <= #1 -ValikFrom0_0_[6];
                  SlvMatch0[2]
                                   <= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
                  SlvMatch1[2]
                                   <= #1 -Val/dFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 -rdda0In_[6];
                  SlvRdReady1[2] <= #1 ~rddalIn_[6];</pre>
                  SlvRdReady2[2] <= #1 -rdfa2In_[6];
           end
           7'b1111111: begin
                  SlvMatch0[2]
                                   <=/#1 1/b0;
                                   <= #1 1/80;
<= #1 1/60;
                  SlvMatch1[2]
                  SlvMatch2[2]
                  SlvRdReady0[2] <= #1 1/b0.
SlvRdReady1[2] <= #1 1/b0.
                                  ₹ #1 1/Ho;
                  SlvRdReady2[2]
           end
         endcase
end
always G(DOutMQ3 or ValidFrom0_0_ of ValidFrom0_1_ or ValidFrom0_2_ or
         rdda0In_ or rdda1In_ or rdda2In_) begin
        casex (DOutMQ3[0:6])
                                   // sympasys full_case parallel_case
           7'b0xxxxx: begin
                                        SlvMatch0[3]
                                     #17=
                                  <=
                 SlvMatch1[3]
                                  <=
                                      #1 -ValidFrom0_1_[0] && |AddrHit01[0];
                                  <= #1 -ValidFrom0_2_[0] && |AddrHit02[0] && |AddrHit12[0];
                 SlvMatch2[3]
                 SlvRdReady0[3] <= /#1 ~rdda0In_[0];
                 SlvRdReadyL[3] <= #1 ~rdda1In_[0];
                 SlvRdReady2[3] <= | #1 ~rdda2In_[0];</pre>
           7'bl0xxxx: begin
                                  <= #1 -ValidFrom0_0_[1];
                 SlvMatch0[3]
                                  <= #1 -ValidPrcm0_1_[1] && !Add=Mit01[1];</pre>
                 SlvMatch1[3]
                 SlvMatch2[3]
                                  <= #1 -ValidProm0_2_[1] && !Add=Hit02[1] && !Add=Hit12[1];</pre>
                 SlvRdReady0[3] < # #1 -rdda0In_[1];
```

arbmux

Tue Jan 7 13:48:47 1997

```
SEPTIME SE
                 Tue Jan 7 13:48:47 1997
                    SlvRdReady1[3] <= #1 -rdda1In_[1];
                    SlvRdReady2[3] <= #1 -rdda2In_[1];
             end
             7'bll0xxx: begin
                    SlvMatch0[3]
                                     <= #1 -ValidFrom0_0_[2];
                    SlvMatch1[3]
                                    <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
                    SlvMatch2[3]
                                     <= #1 -ValidFrom0_2_[#] && !AddrHit02[2] && !AddrHit12[2];
                    SlvRdReady0[3] <= #1 -rdda0In_[2];</pre>
                    SlvRdReadyl[3] <= #1 -rddalIn_[2];
                    SlvRdReady2[3] <= #1 -rdda2In [2];
             end
            7'bll10xxx: begin
                                    <= #1 -ValidFrom0_6_[3];
<= #1 -ValidFrom0_1_[3] && |AddrHit01[3];
<= #1 -ValidFrom0_2_[3] && |AddrHit02[3] && |AddrHit12[3];
                   SlvMatch0[3]
                   SlvMatch1[3]
                   SlvMatch2[3]
                   SlvRdReady0[3] <= #1 -rdda0In_[3];
                   SlvRdReady1[3] <= #1 -rddalIn_[\beta];</pre>
                   SlvRdReady2[3] <= #1 -rdda2In_[3];</pre>
            മാർ
            '7'b11110xx: begin
                                    <= #1 -ValidFrpm0_0_[4];
                   SlvMatch0[3]
                   SlvMatch1[3]
                                    <= #1 -ValidF=om0_1_[4] && !AddrHit01[4];
                                    <= #1 -ValidFfom0_2_[4] && |AddrHit02[4] && |AddrHit12[4];
                   SlvMatch2[3]
                   SlvRdReady0[3] <= #1 -rdda0I/c_[4];
                   SlvRdReady1[3] <= #1 -rddalIn [4];
                   SlvRdReady2[3] <= #1 -rdda2fn [4];
            end
            7'b1111110x: begin
                                   <= #1 -ValidFrom0_0_[5];
<= #1 -ValidFrom0_1_[5] && !AddrHit01[5];
<= #1 -ValidFrom0_2_[5] && !AddrHit02[5] && !AddrHit12[5];</pre>
                   SlvMatch0[3]
                   SlvMatch1[3]
                   SlvMatch2[3]
                   SlvRdReady0[3] <= #1 -rdda0In_[5];</pre>
                   SlvRdReady1[3] <= #1 -rddalIn_[5];</pre>
                   SlvRdReady2[3] <= #1 -rdfa2In_[5];</pre>
            end
            7'b1111110: begin
                                    <= #1 -ValidFrom0_0_[6];
                   SlvMatch0[3]
                                    x= #1 -ValidFrom0_1_[6] && !AddrHit01[6];
                   SlvMatch1[3]
                   SlvMatch2[3]
                                    <= #1\ -ValidFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];</pre>
                  SlvRdReady0[3] <= #1 - rdda0In_[6];
SlvRdReady1[3] <= #1 - rdda1In_[6];
                  SlvRdReady2[3] <= #1 | /rdda2In_[6];
            5na
            7'b1111111: begin
                  SlvMatch0[3]
                                   <= #1/1\b0;
                  SlvMatch1[3]
                                   <= #1/1'B0;
                  SlvMatch2[3]
                                    <= #1/
                                          1'50:
                  SlvRdReady0[3] <= #1/
                                          1'b0;
                  SlvRdReady1[3] <= #1 1'b0;
                  SlvRdReady2[3] <= #1 1'b0;
           end
         endcase
end
always G(DOutMQ4 or ValidFrom0_0_/or ValidFrom0_1_ or ValidFrom0_2_ or
          rdda0In_ or rdda1In_ or rdda2In_) begin
         casex (DoutMQ4[0:6])
                                      synopsys full_case parallel_case
           7'b0xxxxxx: begin
                                   <= #1 -ValidFrom0_0_[0];
                  SlvMatch0[4]
                  SlvMatch1[4]
                                   <# #1 -ValidFrom0_1_[0] && !AddrHit01[0];</pre>
                                    <f #1 -ValidProm0_2_[0] && !AddrHit02[0] && !AddrHit12[0];</pre>
                  SlvMatch2[4]
                  SlvRdReady0[4] <= #1 -rdda0In_[0];
```

```
arbmux
              Tue Jan 7 13:48:47 1997
                SlvRdReady1[4] <= #1 -rdda1In_[0];
                SlvRdReady2[4] <= #1 -rdda2In_[0];
          end
          7'bl0xxxx: begin
                SlvMatch0[4]
                               <= #1 -ValidFrom0_0_[1/];
                              <= #1 -ValidFrom0_1_[1] && !AddrHit01[1];
                SlvMatch1 [4]
                SlvMatch2[4]
                               <= #1 -ValidFrom0_2_[1] && !AddrHit02[1] && !AddrHit12[1];
                SlvRdReady0[4] <= #1 -rdda0In_[1];
                SlvRdReady1[4] <= #1 -rddalIn_[1];
                SlvRdReady2[4] <= #1 -rdda2In_[1];
          end
          7'b110xxx: begin
                SlvMatch0[4]
                               <= #1 -ValidFrom0_[0_[2];
                SlvMatch1[4]
                              <= #1 -ValidFrom0_1_[2] && !AddrHit01[2];
                               <= #1 -ValidFromp_2_[2] && !AddrHit02[2] && !AddrHit12[2];
                SlvMatch2[4]
                51vRdReady0[4] <= #1 ~rdda0In_[/2];</pre>
                SlvRdReady1[4] <= #1 ~rdda1In_[2];</pre>
                SlvRdReady2[4] <= #1 -rdda2In_[2];
         and
         7'b1110xx: begin
                                        . ب. . . . <del>.</del> . . .
                                                                                11- 50-
                SlvMatch0[4]
                               <= #1 -ValidFfom0_0_[3];
                SlvMatch1[4]
                               <= #1 -Valid#rom0_1_[3] && !AddrHit01[3];
                               <= #1 -ValidFrom0_2_[3] && !AddrHit02[3] && !AddrHit12[3];
                SlvMatch2[4]
                SlvRdReady0[4] <= #1 -rdda0/In_[3];
                SlvRdReady1[4] <= #1 -rdda/In_[3];
                SlvRdReady2[4] <= #1 ~rdda2In_[3];
         end
         7'blilloxx: begin
                               <= #1 -ValidFrom0_0_[4];
               SlvMatch0[4]
                               <= #1 -ValidFrom0_1_[4] && !AddrHit01[4];</pre>
               SlvMatch1[4]
               SlvMatch2[4]
                               <= #1 \VaAidFrom0_2_[4] && !AddrHit02[4] && !AddrHit12[4];
               SlvRdReady0[4] <= #1 -qdda0In [4]:
SlvRdReady1[4] <= #1 -qdda1In [4];
               SlvRdReady2[4] <= #1 -#ida2In_[4];
         end
         7'bl111110x: begin
                               SlvMatch0[4]
               SlyMatch1[4]
               SlvMatch2[4]
               SlvRdReady0 4 | <= #/
               SlvRdReady1 [4] <= #1 /-rdda1In_[5];
               SlvRdReady2[4]
                              <p/#1/~rdda2In [5];</pre>
         end
         7'b1111110: begin
                               <= #1 -ValidFrom0_0_[6];
<= #1 -ValidFrom0_1_[6] && !AddrHit01[6];</pre>
               SlvMatch0[4]
               SlvMatch1[4]
               SlvMatch2[4]
                               <= #1 -ValidFrom0_2_[6] && !AddrHit02[6] && !AddrHit12[6];
               SlvRdReady0[4] <= #1 ~rdda0In_[6];
               SlvRdReady1[4] <= #1 -rddalIn_[6];</pre>
               SlvRdReady2[4] <= #1 -rdda2In_[6];
        end
                                  10 M
       7'b1111111: begin
                              <= /#1 400 x
               SlvMatch0[4]
               SlvMatch1[4]
                              <=/ #1 1-50+
               SlvMatch2[4]
                              <= #1 1'b0;
               SlvRdReady0[4] <= #1 1'b0;
               SlvRdReady1 [4] <= #1 1'b0:
               SlvRdReady2[4] <= #1 1'b0;
        മൂർ
      endcase
```

```
APPENDIX E
 arbdatsm
                 Tue Jan 7 13:55:46 1997
        [0:4]
                 dbgOut_;
 output
 output [0:6]
                 ssd0out_, ssd1out_, ssd2out_;
         [0:4]
                 MasNum_;
 input
 input
         [0:8]
                 DOUTMOO,
                 DoutMQ1.
                 DOULTMQ2,
                 DOUTMQ3,
                 DOUTMQ4:
                 MQEmpty;
 input
         [0:4]
 input
         [0:4]
                 SlvMatch0:
 Jugut
         [0:4]
                 Slymatch1:
 input
         [0:4]
                 SlvMatch2:
 input
         [0:4]
                 SlvRdReady0;
 input
         [0:4]
                 SlvRdReady1;
 input
         [0:4]
                 SlvRdReady2;
         [0:4]
 input
                 PageHit01;
                                  // Slave-based page hits mapped to masters
 input
         [0:4]
                 PageHit02;
input
         [0:4]
                 PageHit12;
input
                 Clk;
input
                 Reset_;
         [0:4]
rea
                 CalcDBG;
reg
         [0:6]
                 Calcsspo:
reg
         [0:6]
                 Calc5SD1;
reg
         [0:6]
                 CalcSSD2;
wire
         [0:4]
                 MasReady0;
wire
         [0:4]
                 MasReadyl:
wire
         [0:4]
                 MasReady2;
wire
        [0:4]
                MasReady;
eriw
                 DBGPend:
                ReadOp = {
wire
        [0:4]
                                  DOULTED (8),
                                 DOULTHON ( 8)
                                 DOUEMOZ[8]
                                 DOUTM@3[8],
                                 DoutM04[8]
                MasReady0 = SlvMatch0 & -MQEmpty & (-ReadOp | SlvRdReady0);
assign #'AD
assign #'AD
                MasReady1 = SlvMatc#1 & -MQEmpty & (-ReadOp | SlvRdReady1);
                MasReady2 = SlvMatch2 & -MQEmpty & (-ReadOp | SlvRdReady2);
assign #'AD
assign #'AD
                MasReady = MasReady0 | MasReady1 | MasReady2;
                DBGPend = |MasReady;
assign #'AD
wire
        [0:4]
                Chcose0 = MasReady0;
wire
        [0:4]
                Choosel = -MasReady0 & MasReady1
                         - PageHit01 & MasReady1;
wire
        [0:4]
                Choose2 = -MasReady0 & -MasReady1 & MasReady2
                           Page#it02 & -MasReady1 & MasReady2
                            PageHit12 & MasReady2;
```

Annahira mena awa mma awas kulabasa sa usis kali

/ *

(next ssdlCut_[0:6] is CalcssD1[0:6] (next ssd2Out_[0:6] is CalcssD2[0:6])

Tue Jan 7 13:55:46 1997

arbdatsm

| (| ValidBri2Wr[0] && qSackIn_[6])

Tue Jan 7 13:49:35 1997 artry_gen assign #'AD DoArtry_ = ! (oldTT3 && TransfullRetry BriRdRetry BriCpossadRetry BrioMultiwrRetry BrilMultiWrRetr)); 1. No. 15 1 1 1